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Advances in nanoelectronic fabrication have enabled integrated circuits to operate at a high frequency. The finite impulse response
(FIR) filter needs only to meet real-time demand. Accordingly, increasing the FIR architecture’s folding number can compen-
sate the high-frequency operation and reduce the hardware complexity, while continuing to allow applications to operate in real
time. In this work, the folding scheme with integrating input-data and tap folding is proposed to develop a hardware-eﬃcient
programmable FIR architecture. With the use of the radix-4 Booth algorithm, the 2-bit input subdata approach replaces the con-
ventional 3-bit input subdata approach to reduce the number of latches required to store input subdata in the proposed FIR
architecture. Additionally, the tree accumulation approach with simplified carry-in bit processing is developed to minimize the
hardware complexity of the accumulation path. With folding in input data and taps, and reduction in hardware complexity of the
input subdata latches and accumulation path, the proposed FIR architecture is demonstrated to have a low hardware complexity.
By using the TSMC 0.18 µm CMOS technology, the proposed FIR processor with 10-bit input data and filter coeﬃcient enables
a 128-tap FIR filter to be performed, which takes an area of 0.45mm2, and yields a throughput rate of 20M samples per second
at 200MHz. As compared to the conventional FIR processors, the proposed programmable FIR processor not only meets the
throughput-rate demand but also has the lowest area occupied per tap.
Copyright © 2007 O. T.-C. Chen and L.-H. Chen. This is an open access article distributed under the Creative Commons
Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is
properly cited.
1. INTRODUCTION
Finite impulse response (FIR) filter is regarded as one of the
major operations in digital signal processing; specifically, the
high-tap-number programmable FIR filter is commonly ap-
plied in ghost cancellation and channel equalization. The
main operation of an FIR filter is convolution, which can be
performed using addition andmultiplication. The high com-
putational complexity of such an operation makes the use
of special hardware more suitable for enhancing the compu-
tational performance. This special hardware used to realize
a high-tap-number programmable FIR filter is costly. Thus
minimizing the hardware cost of this special hardware is an
important issue.
With the regular computation of an architecture, a fold-
ing scheme that utilizes the same and small hardware com-
ponent to repeatedly complete a set of computation is fre-
quently used to reduce the hardware complexity of such ar-
chitecture [1, 2]. Generally, the folding schemes of an FIR
architecture can be classified into input-data folding, coeﬃ-
cient folding, and tap folding [3–11]. Additionally, while ad-
vances in nanoelectronic fabrication have enabled integrated
circuits to operate at a high frequency, the throughput-rate
demand of an FIR filter does not change significantly. Due
to such phenomenon, the folding technique must be further
improved to design a hardware-eﬃcient FIR architecture.
Figure 1 presents the relationship between the computational
performance, hardware complexity, and circuit speed on dif-
ferent hardware platforms in realizing a high-tap-number
FIR filter. With only one or few multipliers/adders, the pro-
grammable processors cannot be applied to realize a high-
tap-number FIR filter in real time. On the other hand, the
conventional FIR architectures using the application spe-
cific integrated circuit (ASIC) approach would have the fixed
folding numbers to do so; but with the increase in circuit
speed, the conventional architectures are only able to slightly
decrease hardware complexities by reducing their pipelined
latches. Therefore, in the advanced fabrications, conven-
tional FIR architectures with fixed folding numbers cannot
be used to realize a hardware-eﬃcient FIR filter. Instead,
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Figure 1: The relationship between computational performance,
hardware complexity, and circuit speed on diﬀerent hardware plat-
forms to realize a high-tap-number FIR filter.
an FIR architecture that can increase its folding number
would cost-eﬀectively meet the real-time performance de-
mand.With the use of high-speed circuitry, the folding num-
ber of such architecture is increased accordingly to eﬀectively
decrease the computation units required. In overall, this FIR
architecture can fill the gap between fabrication migration
and hardware platform development, in the design of an ar-
chitecture that meets real-time demand with hardware eﬃ-
ciency.
In the FIR architecture design, the circuit required for a
multiplication operation poses a major concern because it
takes a hefty part of hardware complexity. The multiplica-
tion operation includes partial-product generation, partial-
product shifting, and partial-product summation. Of which,
partial-product shifting can be realized with hardwire so no
additional hardware complexity is dedicated here. To avoid
computation at large word lengths, the folding scheme can be
applied to add the partial products at the same precision in-
dex from multiple multiplication operations, shift the added
results, and then perform summation of these shifted results
to complete an FIR filter operation. Based on the above ar-
rangement, an FIR architecture employing input-data and
tap folding is proposed in this work. With input-data fold-
ing, each input datum is partitioned into multiple input sub-
data with short word lengths. In each clock cycle, multiplica-
tion operations are performed on input subdata at the same
precision index and the coeﬃcients correlated to these sub-
data. Results are then added, and the shifting and accumula-
tion operations of the multiplications are performed on the
summed results accordingly to derive at an output datum.
With the shifting operation performed after the tap summa-
tion, it would not incur an increase in the word length of
the intermediate data thus saves the hardware cost of adders
in the tap summation. However, with the use of only input-
data folding, the architecture’s folding number is limited by
the input-data word length and cannot increase along with
the use of high-speed circuitry. The proposed architecture
then takes it further by integrating tap folding to partition an
FIR filter into multiple sections, and completes each section
chronologically. The folding number of the proposed archi-
tecture using the input-data folding and tap-folding schemes
is the product of the folding numbers from input-data fold-
ing and tap folding. An increase in the folding number of
the tap-folding scheme would also increase the folding num-
ber of the proposed FIR architecture to accommodate the
use of high-speed circuit in eﬀectively reducing the hardware
complexity. In comparison to the conventional architectures
under the same folding number, the proposed architecture
clearly demonstrates a lower hardware complexity.
Based on the radix-4 Booth algorithm, two approaches
to reduce the hardware complexity of the FIR architecture
are proposed—one is a 2-bit input subdata approach and the
other is a tree accumulation approach with simplified carry-
in bit processing. In the 2-bit input subdata approach, other
than the input subdata currently in-use, the Booth decoder
could also rely on the prior input subdata and control sig-
nal to perform Booth decoding. Such flexibility would allow
the proposed FIR architecture to reduce the latch amount re-
quired to store these input subdata. As for the tree accumu-
lation approach, a full adder is fully utilized to perform the
addition operations. The proposed FIR architecture can omit
the use of half adders, and lives up to its appeal for a design
with low hardware complexity. In this work, the cell library of
the TSMC 0.18 µm CMOS technology is used to implement
the proposed FIR processor equipped with 10-bit input data
and coeﬃcients to realize 128 taps. Other than satisfying the
throughput-rate requirement, the proposed FIR processor is
demonstrated to have the least hardware area per tap than
the conventional ones.
2. CONVENTIONAL BOOTH-ALGORITHM FIR
ARCHITECTURES USING FOLDING SCHEMES




Ci × Xn−i, (1)
whereX ,C, and Y represent the input data, filter coeﬃcients,
and output data, respectively, and N is the number of taps.
The Booth algorithm is typically used to implement the mul-
tiplication operations of a programmable FIR filter and thus
eﬀectively reduce computational time and hardware com-
plexity [12, 13]. Comparing radix-2, radix-4, radix-8, and
radix-16 Booth algorithms in terms of both computational
performance and hardware complexity reveals that the radix-
4 Booth algorithm strongly outperforms in terms of hard-
ware eﬃciency [14]. Therefore, the radix-4 Booth algorithm
was applied in the proposed FIR architecture.
The radix-4 Booth algorithm incorporates the multiplier
Xn−i and the multiplicand Ci with word lengths of W and L,
respectively. Each input datum Xn−i is partitioned into many
3-bit groups, each of which has one bit that overlaps with the
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where l is an integer between 0 and (W/2)− 1; x jn−i is the jth
digit of Xn−i, and x−1n−i is zero. x
2l−1
n−i overlaps the preceding
group Xn−i, l−1. The 2’s complement representation of Xn−i
can be









(−2x2l+1n−i + x2ln−i + x2l−1n−i
)× 22l
(3)
Ci is multiplied by Xn−i, and (3) is modified to
Ci × Xn−i =
(W/2)−1∑
l=0
(−2x2l+1n−i + x2ln−i + x2l−1n−i









where B(Xn−i,l,Ci) is the output of Booth decoding that can
take five values, 0, ±Ci and ±2Ci, according to Xn−i,l.
According to (1), an FIR architecture can fold itself based
on input data, coeﬃcients, and taps. First, in the input-data
folding scheme, with the radix-4 Booth algorithm being used
to perform the multiplication operations, each W-bit input
datum is partitioned into (W/2) 3-bit input subdata that then
undergo Booth decoding in order. From (1) and (4), the op-























Like the input-data folding scheme, the coeﬃcient-folding
scheme can be employed to partition each L-bit coeﬃcient
into (L/2) 3-bit sub-coeﬃcients, and then Booth decoding is























where Ci,l is the lth 3-bit sub-coeﬃcient of the coeﬃcient,
Ci, and B(Ci,l,Xn−i) can be one of the five values, 0, ±Xn−i,
and ±2Xn−i. In the tap-folding scheme, an FIR filter is par-
titioned into f parts to complete the operations accordingly.
Such a scheme can be applied to modify the operation of an

















Equations (5), (6), and (7) reveal that the FIR architectures
equipped with input-data folding, coeﬃcient folding, and
tap folding would result in folding numbers ofW/2, L/2, and
f , respectively.
The three folding schemes based on (5), (6), and (7) are
applied in the design of the two FIR architectures that are
commonly used, the direct form and the transposed direct
form, to derive the six FIR architectures shown in Figure 2.
Among them, the preprocessing units of architectures in
Figures 2(a), 2(b), 2(c), and 2(d) can partition input data
or coeﬃcients into many 3-bit input subdata or 3-bit sub-
coeﬃcients, and perform predecoding on these input sub-
data or sub-coeﬃcients to reduce the hardware complexities
of Booth decoders [3–5, 11]. Input (sub)-data latches and
(sub)-coeﬃcient latches are used to store input (sub)-data
and (sub)-coeﬃcients, respectively. N Booth decoders are
applied to perform Booth decoding, with the results being
added in the accumulation path. Pipelined latches are then
used to reduce the delay and to arrange the data flow in accu-
mulation computation. Lastly, the post-processing unit per-
forms summation and shifting on results from the accumu-
lation path to realize the computation of (5) and (6). As for
the architectures shown in Figures 2(e) and 2(f), N/ f multi-
pliers are assigned to perform the multiplication operations.
Each multiplier is equipped withW/2 or L/2 Booth decoders
to generate partial products. Partial products fromN/ f mul-
tipliers are summed together in the accumulation path. Fi-
nally, the results from the accumulation path are carried on
to the post-processing unit to perform the summation oper-
ation, thus satisfies the computation in (7) [6–8].
An FIR architecture with the transposed direct form is
able to use the pipelining in the accumulation path to reduce
the number of input (sub)-data latches. But, for the trans-
posed direct-form architectures using coeﬃcient folding and
tap folding, as shown in Figures 2(d) and 2(f), the opera-
tion frequencies of input data paths are lower than those of
pipelined latches in the corresponding accumulation paths.
Hence, the accumulation path has to use more pipelined
latches to store the computation results from its adders, in
order to generate the correct output of an FIR filter. Due to
this fact, the two architectures in Figures 2(d) and 2(f) can-
not achieve low hardware complexities, and thereby are not
explored further.
To take a closer look at the architectures in Figures 2(a),
2(b), 2(c), and 2(e), the features of functional units of these
four architectures are listed in Table 1. Under the same fold-
ing number, W/2 = L/2 = f , these four architectures all
have the same amount of Booth decoders. However, with the
pre-processing unit capable of performing predecoding on
subdata and sub-coeﬃcients to reduce the hardware com-
plexity of the Booth decoders, hardware complexities of the
Booth decoders in architectures shown in Figures 2(a), 2(b),
and 2(c) are lower than that in Figure 2(e). Moreover, the
partial-product shifting operations of Figures 2(a), 2(b), and
2(c) are processed in the post-processing unit, so their accu-
mulation paths also have lower hardware complexities than
the accumulation path in Figure 2(e). Furthermore, with the
use of multiplexers to select input data and coeﬃcients, the
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Figure 2: Six conventional FIR architectures. (a) Direct form using the input-data folding scheme. (b) Transposed direct form using the
input-data folding scheme. (c) Direct form using the coeﬃcient folding scheme. (d) Transposed direct form using the coeﬃcient folding
scheme. (e) Direct form using the tap-folding scheme. (f) Transposed direct form using the tap-folding scheme.
architecture in Figure 2(e) incurs a higher hardware com-
plexity than the other three architectures. As illustrated in
Table 1, when W equals L, architectures in Figures 2(a) and
2(c) have the same number of latches to store input (sub-
)data and (sub-)coeﬃcients. They both also have Booth de-
coders and accumulation paths with the same hardware com-
plexities. However, with the architecture in Figure 2(c) re-
quiring multiplexers to select the sub-coeﬃcients, its hard-
ware complexity would be slightly higher than the architec-
ture in Figure 2(a). In comparing the architectures in Figures
2(a) and 2(b), the architecture in Figure 2(b) has fewer in-
put subdata latches than those of Figure 2(a). But for the ar-
chitecture in Figure 2(b), the linear accumulation structure
causes the word lengths of the addition results to increase
rapidly and thus raises the hardware complexities of the
adders and latches in the accumulation path. Consequently,
the hardware complexity of the architecture in Figure 2(a) is
lower than that in Figure 2(b).
Comparing the other four architectures in Figures 2(a),
2(b), 2(c), and 2(e), under the same folding number, the
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Table 1: Features of functional units of the architectures in Figures 2(a), 2(b), 2(c), and 2(e).
Features
Architectures





















N of 3-bit (L/2)-to-1
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(N/ f )× (W/2) or




















(N/ f )× (W/2) of
(L + 1)-bit partial
products, each of
which is shifted
right by 2l bits
(l = 0, 1, 2, . . . , or
(W/2)− 1)
or
(N/ f )× (W/2) of
(W + 1)-bit
partial products,
each of which is
shifted right by
2l bits
(l = 0, 1, 2, . . . , or
(L/2)− 1)
(N/2) of (L + 1)-bit
adders,
1 of (L + 1)-bit adder,
(N/2) of (W + 1)-bit
adders,
(N/4) of (L + 2)-bit
adders
2 of (L + 2)-bit adders
(N/4) of (W + 2)-bit
adders
· · · · · · · · ·
(N/2i) of (L+ i)-bit
adders
2i−1 of (L + i)-bit
adders
(N/2i) of (W + i)-bit
adders
· · · · · · · · ·
1 of (L + log2 N)-bit
adder
N/2 of (L+ log2 N)-bit
adders
1 of (W + log2 N)-bit
adder
& & &
(N/2) of (L + 2)-bit
latches,
1 of (L + 2)-bit latch,
(N/2) of (W + 2)-bit
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latches
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architecture in Figure 2(a) displays the lowest hardware com-
plexity but its folding number is limited by the input-data
word length. When the high-speed circuitry is employed in
this architecture, the only way to lower hardware complexity
is to reduce the pipelined latches in the accumulation path.
In contrast, the architecture in Figure 2(e) can increase its
folding number to reduce the numbers of Booth decoders
and adders, thus to eﬀectively lower the hardware complex-
ity. However, with the partial-product shifting operation per-
formed prior to the accumulation path, the architecture in
Figure 2(e) would have adders and pipelined latches with
higher word lengths than those found in the accumulation
paths of the architectures in Figures 2(a), 2(b), and 2(c).
Hence, the integrated folding scheme combining input-data
folding and tap folding is proposed in this work. Such inte-
grated folding scheme can take advantages of the architec-
tures in Figures 2(a) and 2(e) to have the accumulation path
with a low hardware complexity and to have a capability of
increasing the folding number to reduce hardware complex-
ity.
3. PROPOSED FIR ARCHITECTURE
By using input-data folding and tap folding, the FIR filter




























where f is the folding number of tap folding and
W/2 is the folding number of input-data folding.
∑(N/ f )−1
i=0 B(Xn−(i f +k),l,Ci f +k) is computed using N/ f Booth





k=0 and ×22l are sequentially
computed in the post-processing unit. According to (8), this
integrated folding scheme can design an FIR architecture
with a high folding number by increasing the folding num-
ber of tap folding. Moreover, unlike the conventional tap
folding, its partial-product shifting operation is processed
in the post-processing unit to reduce hardware complexity
in the accumulation path. Based on (8), the proposed FIR
architecture is presented in Figure 3. While the input-data
and tap-folding schemes are employed in the proposed
FIR architecture, the 2-bit input subdata approach and
tree accumulation approach with simplified carry-in-bit
processing are developed to further reduce the hardware
complexity. The following subsections describe these two
approaches.
3.1. 2-bit input subdata approach
According to (2), the least significant bit of each original 3-
bit input subdatum is either zero or the most significant bit
of the previous input subdatum [12, 13]. Consequently, 2-
bit input subdata rather than 3-bit input subdata can be used
to reduce the number of latches on the input data path. As
shown in Figure 4, the preprocessing unit comprises an input
latch, a multiplexer, and a 1-bit XOR gate. The input latch
stores input data. The multiplexer that is addressed by the
control unit selects a correct sequence of 3-bit input subdata.
Meanwhile, the 1-bit XOR gate is used to predecode the 3-bit
input subdata to generate new 2-bit input subdata that can
slightly reduce the hardware complexities of Booth decoders.
Figure 3 shows that 2-bit input subdata generated by the
preprocessing unit are pipelined to input subdata latches.
Through multiplexers selecting data from input subdata and
coeﬃcients, each Booth decoder can obtain the appropri-
ate input subdata and coeﬃcient for Booth decoding. In the
radix-4 Booth algorithm, possible results, ± j × Ci, from the
Booth decoders are generated, where j is an integer between
zero and two. However, in the 2-bit input subdata approach,
a 2-bit input subdatum from the input subdata latches can-
not represent five choices. The Booth decoder must use one
bit from the neighboring input subdata latch (bl−1,1) as well
as two bits from its corresponding input subdata latches (bl,1
and bl,0), as shown in Figure 5. According to (2), when l in
(8) equals zero, this one extra bit (bl−1,1) must be set as zero.
To realize the computation of (8), a control signal is used
to control an AND gate so that bl−1,1 can be reset to zero
at every f × (W/2) clock cycles and be held at zero for f
clock cycles. Accordingly, bl,1, bl,0, and bl−1,1 with this con-
trol signal are employed to generate a partial product and a
carry-in bit, which represent the output of 0, Ci, −Ci, 2Ci, or
−2Ci. In particular, an inverter is applied to invert the sign
bit of the partial product, so when the outputs generated by
the Booth decoders are summed in the accumulation path,
the sign extension operation can be omitted and the hard-
ware complexity of the accumulation path is reduced accord-
ingly [5]. Although the proposed Booth decoder is little more
complex than the conventional Booth decoder [11], such a
design would allow 2-bit input subdata latches to be used in-
stead of conventional 3-bit input subdata latches in the input
data path.
3.2. Tree accumulation approach
In the FIR architecture, each Booth decoder generates a par-
tial product and a carry-in bit. The accumulation path sums
all of the partial products and carry-in bits. These summed
results are then inputted to the post-processing unit to yield
the final result. The carry-save addition technique is applied
to minimize the carry propagation delay and increase the
computational eﬃciency of the accumulation path. Its fun-
damental functions include full adders and half adders. The
full adder processes three input bits at the same precision in-
dex and then generates two output bits at diﬀerent precision
indexes, whereas the half adder processes only a pair of input
bits at the same precision index, producing two output bits
at diﬀerent precision indexes. The half adder cannot be used
to reduce the bit number because the number of input bits
is equal to that of output bits. Therefore, suﬃcient use of full
adders and reduced use of half adders would further decrease
the hardware complexity of the accumulation path.
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Figure 4: Preprocessing unit.
The conventional tree accumulation is divided into three
parts to perform the additions in the accumulation path—
the addition of the partial products, the addition of the carry-
in bits, and the addition of the outputs of the two parts.
The proposed tree accumulation approach hides the sum-
mation of the carry-in bits as part of the partial-product
summation in the accumulation path, and also as part of
the intermediate result summation in the post-processing













Figure 5: Booth decoder.
as an example in Figure 6, to demonstrate the proposed and
conventional tree accumulation approaches using carry-save
adders. Figure 6(a) depicts the conventional tree accumula-
tion in which partial products and carry-in bits are summed
individually, increasing the number of half adders required.
Moreover, the summed partial products must be added to the
summed carry-in bits in additional processing time. Herein,
the conventional tree accumulation requires 28 full adders
and five half adders. Figure 6(b) presents the proposed tree
8 EURASIP Journal on Advances in Signal Processing
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Figure 6: Operations of proposed and conventional tree accumulations. (a) Conventional tree accumulation. (b) Proposed tree accumula-
tion.
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accumulation in which the summation of the partial prod-
ucts and the carry-in bits are performed together. The pro-
posed approach eﬀectively exploits full adders to perform the
addition of partial products and carry-in bits, and omits the
use of half adders. Hence, only 26 full adders are required in
the proposed tree accumulation.
An accumulation path can be partitioned into many
pipelined stages to improve computational performance.
When each pipelined stage needs the delay of one or two
carry-save adders, 89 or 38 1-bit latches are required in the
proposed tree accumulation, and 115 or 52 1-bit latches are
required in the conventional tree accumulation. Thus, the
proposed tree accumulation also has fewer latches than the
conventional one. Also, as shown in Figure 6(b), a carry-in
bit is regarded as the least significant bit of the carry value
in each layer and is added with the other sum or carry value.
But as Figure 6(b) points out too, the proposed accumula-
tion only yields six carry values, which implies that it can
only process the summation of eight partial products and
six carry-in bits. The outputs of sum and carry and the
two unprocessed carry-in bits would be moved to the post-
processing unit to perform addition.
In the post-processing unit, carry and sum values gener-
ated from the accumulation path and two unprocessed carry-
in bits are accumulated and shifted. Figure 7 shows the pro-
posed post-processing unit. Two (L+1+log2(N/ f ))-bit carry-
save adders are employed to perform sequential accumula-
tion, and two (L + W + log2 N)-bit 2-to-1 multiplexers are
applied in shifting. Notably, two (L + W + log2 N)-bit 2-to-
1 multiplexers are used to select a zero value and a correc-
tion term in the first clock cycle. Adding the correction term
is for compensating the omission of the sign extension op-
eration from the accumulation path [3–5]. Additionally, the
least significant bits of the two carry values generated by the
carry-save adders in the post-processing unit are zero, so the
unprocessed two carry-in bits can be considered to be the
least significant bits of these two carry values, and their addi-
tion is performed in the two carry-save adders of the post-
processing unit. Finally, the vector merge adder (VMA) is
used to sum the carry and sum values to derive at a final re-
sult.
4. ANALYSES AND COMPARISONS OF PROPOSED
AND CONVENTIONAL FIR ARCHITECTURES
In this section, the cell library of the TSMC 0.18 µm CMOS
technology is applied to derive at the number of transistors
required for each functional unit [15], and to use such num-
bers in the analyses and comparisons of hardware complex-
ities between the proposed and conventional FIR architec-
tures. First, three types of the FIR architectures employing
input-data and tap folding, types I, II, and III, are defined
to analyze the eﬀectiveness of the proposed 2-bit input sub-
data approach and tree accumulation approach in reducing
hardware complexity. All these three architectures have the
same folding numbers, with the folding numbers of input-
data folding and tap folding being W/2 and 2, respectively.
The type-I FIR architecture uses both the proposed 2-bit in-
put subdata approach and tree accumulation approach to
lower its hardware complexity, while the type-II one only
uses the 2-bit input subdata approach and the type-III one
only adopts the proposed tree accumulation approach. The
numbers of transistors required for these three architectures
are shown in Figure 8.
In comparing the type-I and type-II architectures, the
type-I architecture would require less transistors than the
type-II one because the type-I architecture can simplify the
processing of N/2 carry-in bits to reduce its hardware com-
plexity. With an increase in the number of tap number (N),
the number of carry-in bits that can be simplified in process-
ing is also increased to allow the type-I architecture to fur-
ther reduce the number of transistors required. Additionally,
the diﬀerence in the numbers of transistors required between
the type-I and type-II architectures is not significant with the
changes found in input-data word length (W) or coeﬃcient
word length (L). In comparison to the type-III architecture,
the type-I architecture can take the 2-bit input subdata ap-
proach to reduce N × (W/2) 1-bit latches, (3×N × (W/2))-
(2 × N × (W/2)). The Booth decoder in the type-I architec-
ture demands slightly more logic gates than that of the type-
III architecture, but it still requires less transistors than the
type-III. With an increase in the input-data word length (W)
and tap number (N), the type-I architecture can demonstrate
that it requires less transistors than the type-III one.
As stated in Section 2, under the same folding number,
the architecture in Figure 2(a) would have lower hardware
complexity than the other architectures in Figure 2. But in
comparison to the fixed folding number of the architecture
in Figure 2(a), the folding number of the architecture in
Figure 2(e) can be increased to lower hardware complexity.
Due to this understanding, we compare the hardware com-
plexities of the proposed architecture and the architectures
in Figures 2(a) and 2(e). To fairly compare them, these three
architectures must operate at the same throughput rate. Ac-
cording to [13], the throughput rate can be represented by
ns/Tclk where Tclk is a period of a clock cycle and ns is the
number of outputs produced in a clock cycle. Additionally,
Tclk is equivalent to the critical delay. As for a folded FIR ar-
chitecture, the folding number is the number of clock cycles
required to generate an output. Accordingly, the throughput
rate can be denoted as follows [13]:
Throughput rate = 1
critical delay× folding number .
(9)
With TFA representing the delay of the full adder, and the
throughput rate fixed at 1/(2× TFA ×W), the numbers of
transistors required for the above-mentioned three archi-
tectures in comparison are presented in Figure 9 where the
word length of input data is equal to that of coeﬃcients. In
the proposed architecture, the folding numbers for input-
data and tap folding are W/2 and 2, respectively; hence the
folding number of the proposed architecture is W . Accord-
ing to (9), the proposed architecture has a critical delay
of 2TFA, which indicates that the delay for each pipelined
stage should be less than or equal to 2TFA. Looking at the
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Figure 8: Transistor counts of three types of the FIR architectures using input-data and tap folding.
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Figure 9: Transistor counts of the proposed architecture and conventional FIR architectures in Figures 2(a) and 2(e).
architecture in Figure 2(a), the folding number isW/2, which
would derive at a critical delay of 4TFA according to (9).
In comparison to the proposed architecture, the pipelined
stage in Figure 2(a) architecture would have a much longer
delay. As for the architecture in Figure 2(e), since the fold-
ing number and critical delay in this architecture are both
changeable, two modes of Figure 2(e) are considered for our
comparison purposes. The architectures in the modes I and
II of Figure 2(e) have diﬀerent folding numbers and crit-
ical delays, but both still operate at the same throughput
rate. The folding number and critical delay of the architec-
ture in the mode-I of Figure 2(e) are W/2 and 4TFA, respec-
tively, and the folding number and critical delay of the ar-
chitecture in mode-II of Figure 2(e) areW and 2TFA, respec-
tively.
As illustrated in Figure 9, the architecture in the mode-I
of Figure 2(e) would require the most number of transistors
due to having an accumulation path with a high hardware
complexity and a low folding number. In contrast, the ar-
chitecture in the mode-II of Figure 2(e), also using only tap
folding, has a high folding number and a low critical delay,
but a lower hardware complexity than those of the archi-
tectures in Figure 2(a) and mode-I of Figure 2(e). This phe-
nomenon explains that under the same throughput rate, in-
creasing the folding number instead of reducing pipelined
latches could cut down more hardware complexity. On the
other hand, the integrated input-data and tap folding in the
proposed architecture can make adders of the accumulation
path having small word lengths and the FIR architecture hav-
ing a high folding number to reduce the hardware complex-
ity. Additionally, the proposed 2-bit input subdata approach
and tree accumulation approach can further lower hardware
complexity. As shown in Figure 9, the comparison results re-
veal the proposed architecture to request the least transistor
number than the other conventional architectures in realiz-
ing an FIR filter.
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Table 2: Specification of the proposed programmable FIR proces-
sor.
Architecture Direct form
Multiplier-less operation Radix-4 Booth algorithm
Folding scheme
Integrating input-data
folding and tap folding
Process
Standard cell library of the TSMC
0.18 µm 1P6M CMOS technology
Supply voltage 1.8 V
Tap number 128
Input-data word length
× coeﬃcient word length 10 bits× 10 bits
Clock frequency 200MHz
Throughput rate 20M samples per second
Folding number 10
Core area 675µm× 662µm
Power consumption 46mW @ 200MHz, 1.8 V
5. PROPOSED 128-TAP FIR PROCESSOR
Based on the proposed architecture, the TSMC 0.18 µm
single-poly-six-metal CMOS standard cells are employed to
realize a 128-tap programmable FIR processor [15]. The
Cadance tool is used to generate the layout of the pro-
posed FIR processor, and then extract the netlist. Under such
netlist, the Nanosim tool is employed to verify the function-
ality and power consumption using a uniform-distribution
input sequence. This processor’s specifications are detailed
in Table 2 where input-data and coeﬃcient word lengths are
both 10 bits. The folding numbers for input-data and tap
folding are 5 (10/2) and 2, respectively, so that the fold-
ing number of the proposed processor is 10 (5 × 2). With
the clock frequency operated at 200MHz, the throughput
rate is 20M samples per second (200M/10), the core area
is 0.45mm2, and the layout for the proposed processor is
displayed in Figure 10. Table 3 compares the proposed pro-
cessor with the other programmable FIR processors that use
conventional folding schemes. From Table 3, the throughput
rate of the proposed processor is larger than those of the con-
ventional processors, indicating that the proposed processor
meets the computational performance demands of the con-
ventional processors.
Diﬀerences in fabrications and specifications are such
that the following normalization must be completed before
the areas are compared [16],













Table 3 lists that the tap-folding processors are designed by
Wang et al. and Meier and Schobinger. With employing the
memory module to store data, Wang et al.’s processor has less
hardware cost than Meier and Schobinger’s one. However, in
comparison to the proposed processor, given that Wang et
al.’s processor using tap folding would generate multiplica-
Figure 10: Layout of the proposed 128-tap programmable FIR pro-
cessor.
tion outputs at full word length, its hardware complexity re-
mains higher than the proposed processor. As for Edwards et
al.’s processor, input-data folding is adopted to lower hard-
ware complexity. Yet, the input-data folding inevitably re-
stricts the folding number of this architecture to be limited by
the input-data word length and cannot be increased to lower
hardware complexity. Lastly, Pao et al. proposes a processor
using the half bit-sequential multiplier structure so that the
folding number is correlated with input-data and coeﬃcient
word lengths. Though this processor has a very high folding
number, a full word-length multiplication output is still gen-
erated in each tap. The multiplication results from the taps
are then summed together. Consequently, the addition in Pao
et al.’s processor is performed on product results at a high
word length, which then incurs high hardware cost for its
adders. With hardware-complexity reduction from the inte-
grated input-data and tap folding, and the approaches using
2-bit input subdata latches and the tree accumulation with
simplified carry-in bit processing, the proposed FIR proces-
sor is demonstrated to have the least hardware area per tap
than the conventional ones.
To fairly compare power consumption of the proposed
and conventional FIR processors, the following normaliza-


















According to Table 3, the proposed FIR processor can have
the least power consumption than the conventional ones ow-
ing to its low-complexity hardware design. When consider-
ing the product of hardware area and power consumption,
the proposed processor still yields the best performance.
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18 18M 2300 8.50 1.46 8.40 12.26
6. CONCLUSION
Following advances in fabrication technology, circuits can
now operate at a high frequency, while the FIR filter per-
formance needs only to meet the real-time demand. Increas-
ing the architecture’s folding number can eﬀectively reduce
the hardware complexity, without violating the conditions
demanded by the applications. Hence, a hardware-eﬃcient
FIR architecture with a high folding number is developed by
integrating input-data folding and tap folding. Additionally,
the 2-bit input subdata approach and tree accumulation ap-
proach with simplified carry-in bit processing are proposed
to reduce the hardware complexities of input subdata latches
and accumulation path, respectively. Based on the proposed
architecture, the TSMC 0.18 µmCMOS technology is applied
to realize a 128-tap programmable FIR processor with 10-
bit input data and coeﬃcients. Operating at 200MHz fre-
quency, the processor has a core area of 0.45mm2 and yields
a throughput rate of 20M samples per second. In compar-
ison to conventional FIR processors, the proposed proces-
sor is able to achieve hardware eﬃciency owing to its low-
complexity architecture design.
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